An Energy-Efficient Heterogeneous CMP based on Hybrid TFET-CMOS Cores
ثبت نشده
چکیده
The steep sub-threshold characteristics of inter-band tunneling FETs (TFETs) make an attractive choice for low voltage operations. In this work, we propose a hybrid TFETCMOS chip multiprocessor (CMP) that uses CMOS cores for higher voltages and TFETs for lower voltages by exploiting differences in application characteristics. Building from the device characterization to design and simulation of TFET based circuits, our work culminates with a workload evaluation of various single/multi-threaded applications. Our evaluation shows the promise of a new dimension to heterogeneous CMPs to achieve significant energy efficiencies (upto 50% energy benefit and 25% ED benefit with single-threaded applications, and 55% ED benefit with multi-threaded applications).
منابع مشابه
A NoC-based hybrid message-passing/shared-memory approach to CMP design
Future chip-multiprocessors (CMP) will integrate many cores interconnected with a high-bandwidth and low-latency scalable network-on-chip (NoC). However, the potential that this approach offers at the transport level needs to be paired with an analogous paradigm shift at the higher levels. In particular, the standard shared-memory programming model fails to address the requirements of scalabili...
متن کاملTunnel FET technology: A reliability perspective
Tunneling-field-effect-transistor (TFET) has emerged as an alternative for conventional CMOS by enabling the supply voltage (VDD) scaling in ultra-low power, energy efficient computing, due to its sub-60 mV/ decade sub-threshold slope (SS). Given its unique device characteristics such as the asymmetrical source/drain design induced uni-directional conduction, enhanced on-state Miller capacitanc...
متن کاملExploiting address compression and heterogeneous interconnects for efficient message management in tiled CMPs
1383-7621/$ see front matter 2010 Elsevier B.V. A doi:10.1016/j.sysarc.2010.05.006 * Corresponding author. Tel.: +34 868884638; fax: E-mail addresses: [email protected] (A. Flo (M.E. Acacio), [email protected] (J.L. Aragón). High performance processor designs have evolved toward architectures that integrate multiple processing cores on the same chip. As the number of cores inside a Chip Mu...
متن کاملFew-layer Phosphorene: An Ideal 2D Material For Tunnel Transistors
2D transition metal dichalcogenides (TMDs) have attracted a lot of attention recently for energy-efficient tunneling-field-effect transistor (TFET) applications due to their excellent gate control resulting from their atomically thin dimensions. However, most TMDs have bandgaps (Eg) and effective masses (m(*)) outside the optimum range needed for high performance. It is shown here that the newl...
متن کاملComparing the Energy Efficiency of CMP and SMT Architectures for Multimedia Workloads
Chip multiprocessing (CMP) and simultaneous multithreading (SMT) are two recently adopted techniques for improving the throughput of general-purpose processors by using multithreading. These techniques are likely to benefit the increasingly important real-time multimedia workloads, which are inherently multithreaded. These workloads, however, often run in an energy constrained environment. This...
متن کامل